

# Memory Devices

In Korea now,

**Samsung : 2010, 30nm 2Gb DDRS DRAM/DDR3 SRAM**

**2011, Invest US \$12 bil. for 20nm & SysLSI.**

**Hynix : 2010, 26nm MLC- NAND Flash**

**2011, 30nm 4Gb DRAM**

**“At 2020, the demands of computing power & stroage capacity will be 60 times greater than now, due to the needs of smart devices.**

**10nm-3D NAND Flash will be the solution”**

**Ki-Nam Kim, President, Institut of Technology Samsung Electronics,  
2010 IEDM, San Francisco.**

# SOI

Conventional MOSFET(2D) → FinFET(3D)  
SOI is the most promising to 3D nano-devices

30 years efforts to SOI materials

Heteroepitaxy : SOS, ELO

Recrystallization : ZMR, SPE

Oxidation : FIPOS, ELTRAN

Bonding : SDB, BESOI

Implantation : SIMOX,



\* *Smart-Cut™*


# **Memory Effects in SOI-FinFET with ONO Buried Insulator**

*Jong-Hyun Lee, Kyungpook National University, Korea*


# CONTENTS

1. Several Applications for Alternative Buried Insulator
2. Conventional Flash Memory Concept
3. Device Structure and Characteristics
4. Charge Trapping Mechanism
5. Current Hysteresis useful as Flash Memory
6. Conclusions

# Advanced SOI Device with Alter. BOX



Conventional  
SOI Wafer Structure




Alternative Buried Insulator  
Self-Heating Reduction  
Short Channel Effect Reduction  
Fin Etch Definition



Oxide/Nitride/Oxide Multi Layer  
for Flash Memory Application

# Applications: Self-Heating Reduction (review)

Material	Thermal Conductivity (Wm <sup>-1</sup> k <sup>-1</sup> )	Relative Permittivity
Air	2.6 x 10 <sup>-2</sup>	1
SiO <sub>2</sub>	1.4	3.9
Diamond	800	5.8
AlN	5	9
Al <sub>2</sub> O <sub>3</sub>	20	12
SiC	120	13





CRC Materials science and engineering handbook

N. Bresson *et al.* / Solid-State Elec. (2005)

- ✓ Thermal conductance is dominated by the thickness of BOX

# Applications: Self-Heating Reduction (review)




Temperature difference between thick (400nm) and thin (50nm) BOX (columns)

- ✓ The heat is spreading in the BOX and easily evacuated by the silicon substrate.
- ✓ Carrier mobility can be improved.


# Applications: Short-Channel Effects Reduction (review)



- ✓ Process-flow for SOI wafers with buried alumina and ground-plane




- ✓ Preliminary sequence for the prototype structure




- ✓ GP(ground plane) is  $p^+$ -Si ( $10^{19}$ )

# Applications: Short-Channel Effects Reduction (review)




✓

Process-flow for SOI wafers with buried alumina and ground-plane




✓

Mature process based on Smart-Cut™.




# Applications: Short-Channel Effect Reduction (review)



(a)


- ✓ Standard configuration:  
the electric field in the top region of the BOX is parallel to the interface




(b)

- ✓ Ground Plane:  
near-surface field is turned  
downward which reduces DIVSB

# Applications: Short-Channel Effect Reduction (review)



(a)




(b)

✓ The advantage of the ground plane structure increases for devices shorter than 40 nm.

✓ No trade-off between the thermal and electrical characteristics of SOI MOSFETs with buried alumina is necessary, even for extremely short device.


# Applications: Fin Etch Definition (review)



FinFETs with SiO<sub>2</sub> BOX

- ✓ The under-cut in the buried oxide is an inherent by-product of pre-gate clean.
- ✓ Under-cut improves gate control of the channel at fin and BOX interface.
- ✓ Under-cut undermines the fin stability, and increases susceptibility to gate etch defects.
- ✓ During gate etching, the gate material hiding in the under-cut region is difficult to remove and is a source of gate to gate electrical short if not etched completely.

# Applications: Fin Etch Definition (review)




- ✓ The nitride film in the ONO buried layer acts as an etch-stop layer to prevent BOX recess and fin undercut.
- ✓ Maintaining good gate electrode and the static control of the channel at bottom interface

FinFETs with ONO Buried Insulator

# Flash Memory Concept: Structure (review)


- ✓ Floating Gate Concept: The conventional concept




- ✓ The conventional flash memory cells are based on the charge storage in a floating gate which is also used to sense the current.
- ✓ Silicon-oxide-nitride-oxide-silicon (SONOS) structure, where the nitride layer is used to store the charges, has been suggested.
- ✓ SONOS flash memory device is attractive because the SONOS process is simpler and offers good retention characteristics due to the presence of deep trap levels in the nitride.

# Flash Memory Concept: Trapping/Detrapping (review)

## ✓ Fowler-Nordhem Tunneling



- ✓ Positive  $V_C$ 
  - Electron trapping
  - Threshold voltage decreases
  - Low level drain current



- ✓ Negative  $V_C$ 
  - Electron detrapping
  - Threshold voltage increases
  - High level drain current

- ✓ Quantum-mechanical tunneling induced by an electric field
- ✓ A large electron tunneling current through a thin oxide without destroying its dielectric properties

# Flash Memory Concept: Trapping/Detrapping (review)


## ✓ Channel Hot Electron





✓ The CHE mechanism, where electrons gain enough energy to pass the oxide-silicon energy barrier, thanks to the electric field in the transistor channel between source and drain.

✓ Injection in the floating gate at the drain side

# Flash Memory Concept: Reading Operation (review)




# Device Structure (FinFET on ONO)




- Alternative Buried Insulator Structure  
→ **SiO<sub>2</sub> (2.5 nm) : Si<sub>3</sub>N<sub>4</sub> (20 nm) : SiO<sub>2</sub> (70 nm)**
- **Thin SiO<sub>2</sub> (2.5 nm) Buried Layer**  
→ **Carrier Tunneling**
- **Si<sub>3</sub>N<sub>4</sub> (20 nm) Buried Layer**  
→ **Charge Storage** for Flash Memory Application

# Device Fabrication Processing




← **Oxide/Nitride/Oxide Structure**

- **Starting Material :**  
**ONO buried insulator**





- **Si film : 65 nm (Fin Height)**
- **Gate Oxide : 1.8 nm (Wet Oxidation)**
- **Hydrogen annealing :**  
**smooth the fin sidewalls**



- **Gate Material : TiSiN (LPCVD)**

# ONO FinFETs Characteristics




## ➤ Lower Front-Channel Threshold Voltage

During fabrication process, positive charges are trapped in Si<sub>3</sub>N<sub>4</sub> buried layer → Body potential is increased

## ➤ Hump in the transconductance curve


The back channel is easily activated by the positive charges in Si<sub>3</sub>N<sub>4</sub> buried layer.

# History Effects: by back gate biasing



- The curves measured at  $V_{BG} = 0$  V do not overlap.  
Back-gate biasing can lead to charge trapping in the  $\text{Si}_3\text{N}_4$  buried layer.
- History effects by back-gate biasing occur for  $V_{BG} > \pm 15$  V.

# Transient Effects: by Back-Gate Pulsing



- Transient effect induced by back-gate pulsing.



State '1'

State '0'

- Different drain current level at  $V_{BG} = 0$  V


- Drain current level after switch depends greatly on the voltage before switch.
- This phenomenon is the typical history effects.

# Memory Effects




- The charges are trapped from body into  $\text{Si}_3\text{N}_4$  buried layer through the thin  $\text{SiO}_2$  buried insulator.
  - ← The charge trapping mechanism is FN Tunneling.
- The shift of  $I_D(V_G)$  curve indicates the amount of trapped charges.
  - The amount of trapped charges depends on the back-gate biasing.


# Retention in the $\text{Si}_3\text{N}_4$ layer



**Conventional**





**FinFlash  
(ONO-SOI)**



- $V_{THF}$  decreases and back-channel turns on: positive trapped charge.
- The trapped charges are maintained over 15 days.
- This effect is different from conventional flash cells.
  - Charges are trapped in the BOX and sensed by the front-channel.

# Charge Trapping by High Drain Biasing




➤ High drain biasing can lead to charge trapping in the  $\text{Si}_3\text{N}_4$  buried layer.


➤ Charge Trapping Mechanism

1<sup>st</sup> : Impact Ionization by high drain bias


2<sup>nd</sup> : Charges are trapped in the  $\text{Si}_3\text{N}_4$  buried layer by vertical electric field.



# Charge Trapping by High Drain Biasing





**Source-Drain**



**Drain-Source**



- ✓ Positive  $V_D \rightarrow$  remove the trapped electron  $\rightarrow$  high drain current
- ✓ The difference in drain current between '0' and '1' is large enough for application in flash memory devices.
- ✓ Trapped charges are located near the drain region.

# Charge Trapping: gate length dependence





- ✓ The shift in drain current and  $V_{TH}$  increases substantially in shorter channel devices.
- ✓ Trapped charges are located near the drain region so that their impact on the current increases in shorter devices.

# Drain Current Hysteresis




- Drain current hysteresis, useful as a memory windows, is induced by the shift of  $V_{TH}$  due to trapped  $\text{Si}_3\text{N}_4$ .
- The measurement starting value affects the memory windows size.  
The charge trapping efficiency is different for holes and electrons.

# Hysteresis: Fin Width Dependence





➤ For wider  $W_F$ , the memory window increases.

- Larger trapping area
- The effect of vertical coupling component increases.
- Gate impact lowered



# Hysteresis: Gate Length Dependence




➤ For shorter  $L_G$ , the memory window increases!



→ For shorter device, the effect of longitudinal coupling component induced by drain bias reinforces the back surface potential.

→ Gate effect lowered

→ **Excellent results for scaling**



# Hysteresis: Front-Gate Bias Dependence



➤ For higher  $V_{FG}$ , the memory window decreases.

→ The effect of lateral coupling between the lateral gates is increased which tends to block the back surface potential.

→ Trade-off between front and back gate bias

# Conclusions

- In ONO buried insulator,  $\text{Si}_3\text{N}_4$  buried layer can trap charges by back-gate or drain biasing.
- The trapped charges are maintained in the  $\text{Si}_3\text{N}_4$  buried layer for a long time.
- A large front channel threshold voltage variation, useful for novel memory cell is induced by trapped charge in the  $\text{Si}_3\text{N}_4$  buried layer.
- The memory window size depends on the bias condition and geometrical parameter.
- The memory window is useful for flash memory and can be combined with 1T-DRAM according to 'unified' memory concept.

# GaN-MOSFET

**GaN is intensively studied for the blue LED last 20 years**

**Here, GaN-MOSFET for power device applications**

# 1. Normally-off GaN-MOSFET *(high 2DEG density S/D)*


## ➤ Normally-off GaN MOSFET on Si substrate

- Fully recessed MIS structure
- Al<sub>2</sub>O<sub>3</sub> gate insulator
- **Extremely high 2DEG in S/D (>10<sup>14</sup>/cm<sup>2</sup>) : stress controlled**  
an order higher than normal AlGaN/GaN HFET




- Supplies many electrons into the channel
- Reduces parasitic series resistance

higher I<sub>D</sub>,  
higher g<sub>m</sub>,  
lower R<sub>on</sub>.....





Transition layer :  
**Modify stress induced 2DEG density**

*(high 2DEG density S/D)*



*(high 2DEG density S/D)*



$$R_{\text{on}} \cdot A = 2.1 \text{ m}\Omega \cdot \text{cm}^2,$$

$$I_{\text{d,max}} = 353 \text{ mA/mm},$$

$$\mu_{\text{FET}} = 225 \text{ cm}^2/\text{Vs},$$


$$SS = 317 \text{ mV/dec}$$

$$g_{\text{m,max}} = 98 \text{ mS/mm}$$

$$V_{\text{th}} = 2.0 \text{ V},$$


## 2. Normally-off GaN-MOSFET (*p-GaN back barrier*)

### ➤ Control of Threshold Voltage with P-GaN Buffer Layer




- 1) depleted 2DEG under the gate  
(depletion effect from p-GaN back-barrier + gate recess )
- 2) undepleted 2DEG under the source/drain  
(to keep 2DEG for ohmic contact)

→ Investigation of the effect of **thickness of the GaN-channel layer** on the variation of  $V_t$  and  $I_{ds}$




(1) Channel thickness of 400 nm

*(p-GaN back barrier)*




(2) Channel thickness of 250 nm

*(p-GaN back barrier)*




(1) Channel thickness of 400 nm



(2) Channel thickness of 250 nm


### 3. Normally-off GaN –MOSFET (*TMAH treatment*)




#### Effect of TMAH treatment

- 1) The effective removal of plasma damage introduced during the recess process
- 2) Smoothing of the recessed surface

*(TMAH treatment)*




✓ Gate leakage



✓ Breakdown Characteristics



## 4. Normally-off GaN-MOSFET (annealing effects)



	No anneal	750C anneal
SS [mV/dec]	642	347
Dit [ $\text{cm}^{-2}\text{eV}$ ]	1.29E13	5.71E12

✓ Threshold voltage shift

*(annealing effects)*



✓ *Charge trapping in  $Al_2O_3$  (ALD)*

*More details will be presented in INFOS, June 2011, Grenoble.*

*Thank you*